Abstract-In this paper, we show that negative bias temperature instability (NBTI) aging of sleep transistors (STs), together with its detrimental effect for circuit performance and lifetime (LT), presents considerable benefits for power-gated circuits. Indeed, it reduces static power due to leakage current, and increases ST switch efficiency, making power gating more efficient and effective over time. The magnitude of these aging benefits depends on operating and environmental conditions. By means of HSPICE simulations, considering a 32-nm CMOS technology, we demonstrate that static power may reduce by more than 80% in 10 years of operation. Static power decrease over time due to NBTI aging is also proven experimentally, using a test chip manufactured with a 65-nm technology. We propose an ST design strategy for reliable power gating, in order to harvest the benefits offered by NBTI aging. It relies on the design of STs with a proper lower V th compared with the standard STs. This can be achieved by either redesigning the STs with the identified V th value or applying a proper forward body bias to the available power switching fabrics. Through the HSPICE simulations, we show LT extension up to 21.4× and average static power reduction up to 16.3% compared with the standard ST design approach, without additional area overhead. Finally, we show LT extension and several performance-cost tradeoffs when a target maximum LT is considered.
several aging effects, bias temperature instability (BTI) and hot carrier injection (HCI) are the two most important ones [3] . They cause an increase in transistor threshold voltage (V th ) over time, which leads to a performance degradation, and reduce their lifetime (LT) [3] [4] [5] [6] . Positive BTI (PBTI) and HCI degrade the behavior of nMOS transistors, while negative BTI (NBTI) affects pMOS transistors [3] . NBTI is predominant over the PBTI and HCI, and is recognized as one of the primary parametric failure mechanisms for modern ICs [3] , [5] , [7] . Header STs degrade because of NBTI like any other pMOS transistor. Moreover, since they are always ON (under stress) when a power-gated circuit is operating, STs may suffer from an even higher degradation compared with functional transistors [8] , [9] . As a result, since STs are always on the critical path, their degradation undermines both circuit performance and LT, thus causing long-term reliability issues [9] . NBTI aging is exacerbated by high operating temperature and supply voltage. In the IC manufacturing flow, these conditions are experienced during burn-in test, which aims at stressing circuits under test in order to identify those likely to fail early in their life cycle [10] . Therefore, the standard burn-in test can cause a significant NBTI degradation even for short burn-in duration [11] .
The standard power-gating approaches, as those in [1] and [12] [13] [14] , have so far ignored the detrimental effects of NBTI on header STs. They rely on the identification of IR drop, static power, and ST switch efficiency (SwE) (defined as the ratio between ON-and OFF-currents [1] ) constraints at time zero (t0), neglecting their variation over time due to NBTI aging. In [8] and [9] , countermeasures have been proposed to tackle NBTI effect on power-gated circuits. They are based on ST network oversizing, or on the increase of their number accompanied by a selective activation procedure, in order to reduce the stress applied to each ST. In [8] , the combination of these techniques with adaptive body bias [15] has also been assessed. The techniques in [8] and [9] allow designers to extend circuit LT by considering the detrimental effects of NBTI aging, at the cost of more area and increased design complexity. However, they ignore the beneficial effects of NBTI aging on static power reduction [16] , [17] and ST SwE. Moreover, they do not account for the effect of different operating conditions on the degradation of STs.
In this paper, we show that ST NBTI aging, together with the detrimental effects on performance and LT, comes with considerable benefits for static power reduction and ST SwE. By HSPICE simulations performed considering two case studies (10 FO4 cascaded inverters and the b02 benchmark from the itc99 benchmark suite), implemented with a 32-nm CMOS technology [18] , we show that static power (ST SwE) may reduce (increase) by more than 50% (2.5×) after 1 month and by more than 80% (6.2×) in 10 years of operation. Static power decrease over time due to NBTI aging has also been proven experimentally, using a test chip manufactured with a TSMC 65-nm technology. Leakage current reduction up to 8.9% after 526 h of operation has been measured.
Based on these results, we propose an ST design strategy for reliable power gating, which harvests the leverage for ST design offered by NBTI aging benefits. It relies on the identification of an ST threshold voltage suitably lower than that of the standard high-V th STs, accounting for the NBTI degradation induced during burn-in test. The proposed ST design allows designers to tradeoff part of NBTI aging benefits for static power and ST SwE in order to counteract NBTI detrimental effects on circuit propagation delay and LT. The proposed ST design strategy, which has been validated for a CMOS 32-nm technology, can also be applied to more scaled technologies using FINFETs. As known, FINFETs exhibit lower leakage current than the standard CMOS devices. Nonetheless, according to [19] and [20] , they are prone to high BTI aging. Therefore, the relative impact (both detrimental and beneficial) of BTI aging on STs is expected to be similar. Consequently, the proposed ST design approach will also be beneficial to FINFETs.
Through the HSPICE simulations of IWLS benchmarks, we show that we can achieve an LT extension up to 21.4× and an average static power reduction (per year of LT) up to 16 .3% compared with the standard power-gating designs. These improvements are achieved without any area overhead, thus considerably reducing the cost over alternative techniques [8] , [9] . Finally, we show LT extension and performance-cost tradeoffs when a maximum LT target LT max is considered. As an example, for LT max = 5 years (10 years), the proposed ST design strategy achieves an LT extension up to 5.8× (11.6×) compared with a standard ST design, and offers the possibilities to either improve circuit operating frequency up to 9.9% (6%) or reduce ST area overhead up to 19.8% (7.1%). A list of abbreviations and acronyms used frequently throughout this paper is reported in Table I .
The rest of this paper is organized as follows. In Section II, we present some basics on NBTI and power gating. In Section III, we assess the ST NBTI aging impact on the behavior of power-gated circuits, considering a standard high-V th ST design and different operating conditions. We then provide the experimental evidence of the NBTI aging benefits on static power consumption. In Section IV, we discuss the proposed ST design strategy, and in Section V, we present the HSPICE simulation results to validate it. Finally, in Section VI, we draw some conclusions.
II. BACKGROUND ON POWER GATING AND NBTI AGING
Power gating is one of the most effective static power reduction techniques for nanometer technologies. It relies on selectively powering down certain blocks in the chip that are not being used by inserting header STs in series with the pull-up logic or footer STs in series pull-down logic. This way, an intermediate virtual V dd or virtual ground (GND) is created. Header STs use high-V th pMOS transistors to connect actual and virtual V dd , while footer STs use high-V th nMOS transistors to connect actual and virtual GND. Footer nMOS STs are typically used in voltage scaling approaches [1] . However, they are costly to design, since they require a triple-well CMOS process [1] . Header pMOS STs exhibit a better leakage characteristic than nMOS transistors, and they are preferred in designs, where leakage constraints are stringent. Moreover, their design is cheaper compared with nMOS STs, since the n-well is available for bias tapping in the standard CMOS process [1] . Therefore, the use of pMOS STs is preferred in commercial power-gated circuits, and will be considered in this paper. The general scheme using header STs is shown in Fig. 1(a) , together with the stand-by and wake-up protocols, which are shown in Fig. 1(b) in the typical case where the power-gated core is equipped with clock-gating and isolation features [1] .
NBTI causes a significant degradation of pMOS transistors [21] , [22] . In particular, it induces a threshold voltage increase when pMOS transistors are ON (stress phase) [23] . NBTI-induced degradation is partially recovered when they are OFF (recovery phase). The reaction-diffusion model in [23] allows the designer to estimate the threshold voltage increase as a function of technology parameters, operating conditions, and time. However, it is not suitable to model the longterm NBTI degradation. In [7] , an analytical model has been proposed that allows designers to estimate the long-term, worst case (WC) threshold voltage shift V th as a function of applied voltage, stress/recovery time, and temperature. It is
(1) where parameter C ox is the oxide capacitance, t is the operating time, α is the fraction of the operating time during which a MOS transistor is under a stress condition, k is the Boltzmann constant, T is the device temperature, and E a is a fitting parameter (E a 0.8 [24] ). By means of the parameter α (0 ≤ α ≤ 1), we are able to account for the effective amount of time during which a device is under stress. It is α = 0 if the MOS transistor is always OFF (recovery phase), while α = 1 if it is always ON (stress phase). The parameter K lt lumps technology specific and environmental parameters, and has been estimated to be K lt 2.7 V 1/2 F −1/2 s −1/6 by fitting the model with the experimental results, as reported in [25] .
III. IMPACT OF NBTI AGING OF SLEEP TRANSISTORS ON POWER-GATED CIRCUITS CHARACTERISTICS
In this section, we analyze the beneficial effects of ST NBTI aging on static power (during OFF mode) and on ST SwE, which is defined as: SwE = I ON /I OFF [1] . We also observe static power reduction over time with an experiment conducted with an actual chip. Finally, the detrimental effects of ST NBTI aging on the propagation delay and LT (during active mode) of the power-gated logic and on the charge delay of V V dd network (during wake-up protocol) are also analyzed.
A. Simulation Setup
We consider the power-gating approach in Fig. 1 (a) applied to two logic blocks: 1) the b02 benchmark from the itc99 benchmark suite and 2) a circuit composed by ten FO4 cascaded inverters. They are implemented with a 32-nm metal gate, high-k strained-Si CMOS technology [18] , with a supply voltage V dd = 1 V. Header pMOS STs are implemented by adopting a high-V th model, while logic gates are designed using the low-V th model. Logic gates are sized in order to be symmetric for the worst case delay. The V V dd network is modeled with a lumped RC circuit, whose parameters have been derived from [26] : R V V dd = 1 and C V V dd = 5 fF for the b02 benchmark and C V V dd = 7 fF for the NOT chain. Note that the NOT chain is larger than the b02 benchmark and this area difference is reflected by the different values of the parasitic capacitance associated with the V V dd power network in the two case studies.
In actual designs, power network is distributed [27] and switching logic is realized by means of many STs deployed throughout the system [28] . For the purpose of our analysis, since the V V dd network is modeled as a lumped RC circuit, we design the STs as a single, equivalent high-V th pMOS transistor. If we considered multiple STs, they would be all in parallel with the same gate, drain, and source voltage values, and would be exposed to the same BTI degradation. Consequently, they would behave as a single, larger transistor.
For each considered circuit, we determine the aspect ratio of the STs in order to introduce an IR drop equal to 0.1 V dd at t0. This is a constraint usually adopted by the standard power-gating approaches neglecting the effect of NBTI [1] , [8] , [12] [13] [14] . The obtained values of the ST equivalent aspect ratios S STeq = (W/L) eq are S STeq (b02) = 110 and S STeq (NOT) = 38, which represent approximately 23.1% and 12.7% of the area of the respective power-gated circuit. In this regard, it is worth reminding that the STs are sized in order to fulfill 0.1 V dd IR drop requirement for the worst case current, which depends on the considered circuit. If we considered a lower IR drop value as a requirement, the ST area ratio would be bigger. For these ST sizes, we obtain the following values of the ST SwE: SwE(b02) SwE(NOT) = 1.02 × 10 7 .
In order to highlight the effect of ST NBTI aging on circuit IR drop and propagation delay (in active mode) and static power (in OFF mode), we do not include the aging of logic transistors in our simulations. For the same reason, we do not consider the effect of PVT variations on circuit characteristics. As for NBTI, STs, exhibiting a higher V th compared with logic transistors, undergo a lower electric stress. According to (1) , this might lead to a lower degradation. Nevertheless, differently from logic transistors, STs are under stress for 100% of time during which a powergated circuit is operating. As a result, the degradation of STs dominates over that of the standard logic [8] . The obtained simulation results are normalized over the values exhibited at t0. This allows us to highlight the effect of the NBTI-induced degradation on circuit characteristics.
We assess trend over time of the threshold voltage increase V th , as well as of the other power-gated circuit characteristics, for different aging temperatures and stress ratios. In particular, we consider two operating condition setups: 1) different aging temperatures T A = 25°C, 50°C, and 75°C and constant stress ratio α = 0.5 and 2) different α = 0.25, 0.5, and 0.75 and constant T A = 75°C. In Fig. 2 , we show the approach followed to embed aging effects in our simulation flow. Following the procedure in [25] , [29] , and [30] , given power supply V dd and operating conditions (aging temperature T A and stress ratio α), the V th degradation is estimated. The V th value obtained for each considered operating time interval is then utilized to customize the HSPICE device model and to simulate the STs with the proper NBTI degradation.
B. Power Switch NBTI Aging Beneficial Effects
In this section, we assess the beneficial effects of ST NBTI aging on both the static power consumption and the ST SwE, and we show that power-gating techniques become more efficient and effective over time.
1) Static Power: When a standard power-gating approach using high-V th ST is applied, static power drops to 64.5 pW (b02 benchmark) and 35.1 pW (NOT chain), with a reduction exceeding 95% compared with a design without power gating. These two values are the amount of static power that designers expect to consume if a standard power-gating design flow (not accounting for NBTI) is considered. Therefore, they represent the actual design constraints for static power consumption. We refer to these values as static power design constraint at t0, and we denote them as SPDC 0 (b02) and SPDC 0 (NOT).
Leakage current has two main contributors [1] : 1) subthreshold current and 2) gate current. The subthreshold current contribution dominates, since the gate current can be well controlled by the use of high-k dielectrics. Therefore, when an ST is OFF, its leakage 
where W and L are the ST channel width and length, respectively, q is the electron charge, k is the Boltzmann constant, T is the temperature, and n is a parameter that depends on device fabrication. Since the main NBTI effect is to increase V th , as shown in (1) (Section II), we expect that actual static power P st = V dd · I leak decreases as STs age. This is confirmed by the obtained HSPICE simulation results shown in Fig. 3 , which shows the trend over time of P st for the b02 benchmark and considered operating conditions. Similar trend has been obtained for the NOT chain. The P st profile has been normalized over SPDC 0 . As we can see, the relative P st reduction over time is noticeable. After only 1 month of operation, P st drops well below 50% of SPDC 0 . It further reduces to less than 30% after 1 year and, after 10 years of operation, static power falls below 20% of SPDC 0 for all operating conditions.
The obtained HSPICE simulation results confirm that static power is considerably benefited by ST NBTI aging. To further support this beneficial effect, we have measured actual I leak using a test chip manufactured with a TSMC 65-nm technology. Its design floor plan is shown in Fig. 4(a) . Power supply of the test chip is connected to 1.2 V through a digital multimeter (DMM), whose range and resolution are set to 200 and 0.1 μA, respectively. The oscilloscope measures the voltage of the supply rail and the virtual rail. The leakage current of the test chip is measured by the DMM in the powergated domain containing processor (CM0L1) and two banks of registers when the STs are all turned OFF. The voltage drop across the STs is calculated by the difference in measurements between two oscilloscope channels. The effective age of the test chip is approximately equal to one day. Consider that the resolution of the multimeter employed in our experiment does not allow us to measure the leakage current with the desired accuracy. Table II reports the obtained measurement results.
It should be noted that the different chip temperatures during measurements have a big impact in the determination of the actual I leak values. In order to highlight the I leak relative reduction over time as a function of NBTI aging and suppress the effect of different measurement temperatures, we have normalized the obtained data by a factor derived from (2). Denoting by I leak−i and T i (with i = 1 . . . 5) leakage current and chip temperature at the ith measurement, respectively, the normalization and scale factor NSF i is
The normalized data are plotted in Fig. 4(b) for different values of the parameter n [1] . A clear I leak decrease over time is exhibited, which is in the range 5.4%-8.9% after 526 h of operation, depending on the value of parameter n. This decrease, however, is smaller than that found by simulation using a 32-nm CMOS technology. In this regard, it should be considered that circuits implemented with smaller technology nodes usually exhibit a larger NBTI aging degradation [3] and, as a consequence, a more evident leakage current reduction over time.
2) ST Switch Efficiency: Leakage current reduction due to NBTI aging previously highlighted leads to an improvement in ST SwE = I ON /I OFF , where I OFF = I leak . In fact, both I ON and I OFF decrease over time due to NBTI aging: I ON decreases almost linearly with the increase of ST threshold voltage, while I OFF decreases exponentially. As a result, SwE increases over time with respect to the value identified at design. We will refer to this value as SwE design constraint at t0, and denote it by SwEDC 0 . Fig. 5 shows the trend over time of SwE for the b02 benchmark and the considered operating conditions. A similar trend has been obtained for the NOT chain. The ST efficiency profiles have been normalized over SwEDC 0 . The NBTI aging benefits for ST SwE are noticeable: SwE increases up to 2× after 1 month of operation, and up to 4.9× after 1 year. Over 10 years of operation, the SwE improvement ranges between 4.8× and 9×, depending on the operating conditions.
C. Power Switch NBTI Aging Detrimental Effects
As highlighted in Section III-B, NBTI aging causes a decrease in ST I ON . This can also be modeled as an increase in ST equivalent resistance. When a power-gated circuit is active, STs are ON and operate in triode region. The equivalent resistance of an active ST can be expressed as
R ST increases as ST degrades, and so does the IR drop between its source [V dd in Fig. 1(a) ] and drain [V V dd in Fig. 1(a) ] when the current drained by the power-gated circuit flows through it. As a consequence, the following NBTI aging detrimental effects are experienced: increase in the propagation delay of power-gated circuits and possible consequent decrease of their LTs (during active mode); increase in the charging delay of V V dd network (during wake-up protocol).
1) Propagation Delay and Lifetime:
In order to assess the ST NBTI aging impact on propagation delay, IR drop has been evaluated by considering the worst case active current drained by the circuit at t0. The relative increase of worst case propagation delay τ WC over the value exhibited at t0 [τ WC0 (b02) = 52.8 ps and τ WC0 (NOT) = 113.2 ps] is reported in Table III for 1 month, 1 year, 5 years, and 10 years LT. The same operating conditions, as described in Section III-A, have been considered. For the b02 benchmark, the propagation delay increase may exceed 12% after the first month of operation, while for the NOT chain, this degradation is in the range 8%-10.5%. Depending on the operating conditions, delay degradation may reach 15% (14%) after 1 year for the b02 benchmark (NOT chain), and approximates 20% (18%) after 10 years.
If this performance degradation exceeds the circuit time margin, it may eventually lead to a delay fault, thus circuit LT shortening. Let us define circuit maximum LT (LT max ) as the time required by a circuit to degrade its performance by 15% with respect to its worst case propagation delay at t0 and τ WC0 . In fact, we can consider that a 15% time margin is added to τ WC0 in order to determine the clock period T CK , accounting for a degradation induced by PVT variations [8] . It is τ WC (LT max ) = T CK = 1.15 · τ WC0 . Maximum LT varies noticeably for the considered case studies and operating conditions. It ranges from 0.94 years (T A = 100°C and α = 0.5) to 11.3 years (T A = 50°C and α = 0.5) for the b02 benchmark. For the NOT chain, it is limited to 3 years for T A = 100°C and α = 0.5, while it does not present any actual limitation for T A = 50°C. Therefore, we can conclude that LT limitation due to NBTI aging strongly depends on circuit and operating conditions. If also NBTI aging of power-gated logic had been considered, its effect would have augmented the effects discussed so far. Moreover, if the impact of process variations on propagation delay was considered, time margins might have been violated even for shorter LTs.
It is worth pointing out that the NBTI may induce some skew in the clock signals due to aging affecting clock drivers within clock distribution network [31] , [32] , both at global and local levels. However, the clock frequency will remain unaltered. At the local level, if we reasonably assume that clock signals coming from the same branch of the clock tree are used to trigger input and output flip-flops, the timing margin of the circuit will not be appreciably affected by NBTI aging, and the probability of having a delay fault induced by ST aging will not be impacted.
2) V V dd Charge Delay: The first step of the wake-up protocol (Fig. 1) consists on the restoration of the proper V V dd value. In actual designs, where multiple STs are employed, this protocol is more elaborated and usually embeds a procedure based on a daisy-chain mechanism to prevent excess current (rush current) during wake-up. The detailed analysis of rush current on wake-up sequence is out of the scope of this paper. More details on wake-up protocol and rush current effect can be found in [1] . It is of utmost importance to estimate the relative increase of V V dd charge delay τ V V dd due to NBTI aging affecting STs, in order to prevent the timing constraints of the wake-up protocol from being violated. Table IV reports the relative increase over the value exhibited at t0 (τ V V dd0 32.4 ps) for the b02 benchmark. LT values and operating conditions are the same as considered previously. Analogous trend has been found for the NOT chain. The degradation exhibited by the V V dd charge delay is noticeable, and varies considerably with the operating conditions. It shows a greater sensitivity to aging temperature T A than to stress ratio α. The increase of τ V V dd ranges from 10% to 20% after only 1 month of operation, and in the worst 
case, it reaches 50% after 10 years.
IV. PROPOSED STRATEGY FOR ST DESIGN
The ST NBTI aging beneficial effects on static power (ST SwE), which reduces (increases) over time well below (above) the identified design constraint SPDC 0 (SwEDC 0 ), have been so far ignored by power-gating techniques. We propose to tradeoff part of these benefits in order to counteract NBTI aging detrimental effects. This can be achieved by designing STs with a lower V th either by redesigning the power switching fabric (device-level approach, suitable for the development of future power switching fabrics) or by applying a proper forward body bias to available power switching fabrics (circuit-level approach). An ST with lower V th will exhibit a lower resistivity, thus a lower IR drop. This allows designers either to extend circuit LT and increase the long-term reliability, or to increase performance, or even to reduce power network cost by downsizing the STs.
The ST threshold voltage and static power profiles of the proposed approach are qualitatively shown in Fig. 6(a) and (b) , respectively (blue solid lines). Due to the lower initial V th , a higher P st at the very early stage of LT is exhibited. Nevertheless, as V th increases due to NBTI aging, P st rapidly drops and reaches the break-even with the design constraint SPDC 0 (red dashed line) at t BE . For t ≥ t BE , P st of the proposed ST design becomes even lower than the expected SPDC 0 .
The proper ST V th value can be determined accounting for burn-in test. The stress conditions usually applied during burnin (high temperature and voltage) induce a significant NBTI degradation (V th increase) [10] , [11] . The method to determine the ST V th for the proposed design approach can qualitatively be explained through reaches V std th0 (breakeven point) at the end of the burn-in test [at t BI = t BE in Fig. 6(a) ], as a consequence of NBTI degradation. In fact, if size and bias conditions of the proposed ST design are the same as in the standard case, it is
This way, the static power exhibited by a power-gated circuit during its effective LT [t > t BE in Fig. 6(b) ] turns out to be considerably lower than the expected SPDC 0 . The flow of the proposed method is shown in Fig. 7(a) Fig. 7(c) shows the threshold voltage drift over time for the two considered burn-in conditions and the two identified initial threshold voltages for both the MP and HP ST designs.
V. VALIDATION AND COMPARISON
The proposed ST design strategy has been validated by means of HSPICE simulations. To this end, the same simulation setup as that described in Section III has been consid- ered. For the sake of simplicity, we report only the results obtained for different aging temperatures T A . Nevertheless, in Section IV, we have seen that T A dominates over α in determining the circuit characteristics. All simulation results are normalized considering the same normalization factors, as shown in Section III. Fig. 8 shows the normalized worst case propagation delay τ WC trend over time. For the sake of space limitation, only the results for the b02 benchmark are shown, both for the MP design and the HP design (solid lines). The results for the standard ST design (dashed lines) are also shown for direct comparison. We can see that τ WC is considerably lower than in the standard case, and varies noticeably with aging temperature. It is in the range 1.09-1.15 for the MP design for all aging temperatures, while it is between 1.07 and 1.13 for the HP design. For all shown operating time interval, τ WC is lower than T std CK utilized to estimate circuit LT (1.15), as defined in Section III.
A. Lifetime and V V dd Charge Delay
We have evaluated more in detail the LT extension enabled by the proposed ST deigns for different operating conditions. In particular, we have identified the following three meaningful conditions. 1) Worst Case Condition: Characterized by aging temperature and stress ratio (among those considered in our analysis) inducing the highest degradation: T A = 100°C and α = 0.75. 2) Nominal Condition: Characterized by aging temperature and stress ratio that can be considered typical for many applications: T A = 75°C and α = 0.5. 3) Best Case Condition: Characterized by aging temperature and stress ratio inducing the lowest degradation: T A = 50°C and α = 0.25. In Table VI , we report the LT increase (LT ext.) compared with a standard (std) approach based on high-V th STs. For the b02 benchmark, it ranges from 9.1× for MP design in the Nom condition, to 25.2× for HP design in the worst case condition. If the NOT chain is considered, the LT increase is in the range 8.3×-25.2× for MP design in the Nom condition and HP design in the worst case condition, respectively. In the best case condition, there is no need to increase circuit LT, which is already much longer than what could be reasonably expected from an electronic system. However, as we will show in Section V-C, the proposed ST design strategy allows us to achieve better LT-performance-cost tradeoffs compared with the standard design also in this case.
In Fig. 9 , we report the results for the normalized V V dd charge delay exhibited during wake-up protocol by the b02 benchmark (solid lines). The results for the standard ST design are also shown (dashed lines). The equivalent aspect ratio of the STs is that determined in Section III [S ST (b02) = 110]. Analogous results have been found for the NOT chain. The normalized τ V V dd is in the range 1.08-1.17 (1.01-1.10) for the MP (HP) design after 1 year of operation, and reaches 1.16-1.32 (1.10-1.24) after 10 years. Compared with the standard ST design, the τ V V dd reduction enabled by the proposed design strategy reaches 12% for the MP design and 18% for the HP design. This allows designers to reduce the timing margins during wake-up protocol [ Fig. 1(b) ], thus reducing the impact of power-gating implementation on circuit performance.
B. Static Power and ST Switch Efficiency
In this section, we assess the impact of the proposed ST design strategy on static power/energy (P st , E st ) and ST SwE, and we compare it with the respective design constraints. Fig. 10 shows the static power trend over time for the b02 benchmark and the considered operating conditions, for both the MP design and the HP design. For comparison purposes, we have evaluated the excess static power (compared with what is expected) exhibited by the proposed ST designs at very early LT as it was consumed during effective LT (and not during burn-in). In the MP case, P st is well below SPDC 0 identified without considering NBTI effect after only 1 year of operation. It is in the range 40%-70% of SPDC 0 , depending on the operating conditions, and drops below 50% of SPDC 0 after 10 years of operation. For the HP design, P st is slightly higher: it is approximately equal to, or below, SPDC 0 after 1 year, and around 50% of SPDC 0 after 10 years. As expected, the more NBTI degradation (T A = 100°C), the more P st reduction over time.
The energy efficiency of the proposed ST design strategy has also been assessed by evaluating the static energy E st consumption for a circuit operating up to 10 years. E st consumed for t < t BE (Fig. 6 ) has also been accounted for. The obtained results are shown in Fig. 11 for the b02 benchmark with the MP and HP ST designs. Very similar results have also been obtained for the NOT chain. We also report E st expected to be consumed if a standard design NBTI-unaware ST design is adopted. It is referred to as static energy design constraint, and denoted by SEDC. For the MP design [ Fig. 11(a) ], E st is clearly lower than SEDC even after only 1 year LT for all considered operating conditions. The E st reduction varies considerably with the aging temperature. It is in the range 5.5%-39.6% after 1 year, 34.7%-64.2% after 5 years, and 44.9%-72% after 10 years of operation. For the HP design [ Fig. 11(b) ], SEDC is reached after an operating time ranging between 0.75 years (T A = 100°C) and 4 years (T A = 50°C). After 10 years, the E st reduction over the SEDC is in the interval 19.1%-59.3% for the different operating conditions.
In Fig. 12 , we show the trend over time of the normalized ST SwE for the b02 benchmark and the considered operating conditions, for both the MP design and the HP design. In the MP case [ Fig. 12(a) ], SwE is above SwEDC 0 after less than 1 month for T A = 75°C and T A = 100°C, and less than Fig. 12(b) ], the breakeven point is reached for an LT in the range 2 months-1 year. At 10 years, the SwE improvement over the expected SwEDC 0 may reach 3.36×.
C. Lifetime-Performance-Cost Tradeoffs
LT improvements reported in Table VI would lead to a circuit LT excessively long for many applications. Therefore, let us consider a maximum LT target (LT max ) for the considered case studies of either 5 years or 10 years, to be guaranteed in the worst case conditions. These values represent a noticeable increase in circuit LT over the standard power-gating approach, as evaluated in Section III: from 2.7× for the NOT chain for the MP design and LT max = 5 years to 11.6× for the b02 benchmark and LT max = 10 years.
The identification of a maximum LT target enables to increase the operating frequencies, thus improving performance, while keeping the size of the ST at the values identified in Section III. In fact, as represented in Fig. 8 , there are margins to operate the considered circuits at higher frequencies, yet satisfying the LT target. Therefore, we can identify the maximum operating frequency f max CK , such that 1/ f max CK = τ WC (LT max ), with LT max = 5y, 10y.
Table VII reports the obtained results. As can be seen, the operating frequency for the HP design can be increased up 8.3% (9.9%) for an LT target of 5 years, for the b02 benchmark (NOT chain) with respect to a standard ST design. With an MP design, 4.4% (5.8%) frequency increase for the b02 benchmark (NOT chain) can be achieved. Alternatively, a reduction of the ST area with respect to a standard power-gating approach can be pursued. In this case, the frequency is fixed at the value identified in Section III. By reducing the ST size, its resistance increases, so does the IR drop. As a result, the propagation delay of the powergated circuit increases as well. Therefore, the ST size can be reduced down to a minimum value S min
STeq , yet fulfilling the LT max targets, so that τ WC (LT max ) = 1/ f std CK , with LT max = 5y, 10y.
The obtained results are reported in represent approximately 2.2% of the area of the overall circuit. Area saving offered by the MP reaches 10% (10.5%) for the b02 benchmark (NOT chain), which is approximately 1.2% of the area of overall circuit for both the case studies.
D. Validation of the Proposed ST Design for Larger Circuits
We further validated the proposed ST design considering benchmarks from ISCAS85 and IWLS05 benchmark suites. The obtained HSPICE simulation results, reported in Table IX , confirm those for b02 benchmark and NOT chain. As can be seen, an average 16.9× (7.9×) LT extension for the HP (MP) design can be achieved, with a 20.2% (9.3%) average (per year of LT) P st reduction over the respective P st design constraint SPDC 0 . These results, obtained with no additional ST area overhead, represent an improvement with respect to those reported in [8] and [9] (obtained for different technologies and different power-gating strategies), which also imply an increase in ST area overhead with respect to a standard powergating technique. Similar to the b02 benchmark and NOT chain, different LT-performance-cost tradeoffs can be achieved if we identify an LT target to be guaranteed in the worst case condition, as defined in Section V-A. The obtained results are reported in Table X . If an LT target of 5 years is considered, the proposed HP (MP) ST design offers either an average 8.2% (4%) increase in operating frequency, or a 17% (10.3%) ST area reduction with respect to a standard power-gating approach. For 10 years LT target, the proposed HP (MP) ST design enables either to increase the operating frequency by an average 5.3% (1.7%) on average or to reduce ST area overhead by 7.6% (6.6%). In this paper, we showed that ST aging presents noticeable beneficial effects on static power and ST SwE, whose magnitudes depend on operating conditions. The beneficial effect on static power has also been proven by means of experimental measurements. Based on this feature, we proposed a new ST design strategy for reliable power gating, which offers better cost-reliability tradeoffs compared with alternative approaches based on either ST oversize or adaptive body bias. Through HSPICE simulations, we showed an LT (thus long-term reliability) improvement up to 21.4× and average static power reduction up to 16.3% compared with a standard ST design approach, with no additional area overhead. Moreover, if a maximum target LT of either 5 years or 10 years is considered, our proposed ST design strategy enables either to improve circuit operating frequency up to 9.9% or to reduce ST area overhead up to 19.8%.
